**PMC Rev 1.1 Schematic Changes from Rev 1.0**

- NIM input (MAX901) corrected. R127, pin 2 connected to -5.2V instead of +5V.
- Reset switch corrected. U12 pin 1 connected to S1 pin 2. U12 pin 4 connected to GND.
- Logic Analyzer header (J7) GND connections corrected. Pin 3 is no-connect, 5 ground pins added.
- D14 and R142 removed. This was the 1.5V indicator LED circuitry.
- R2 changed to 221Ohm 1%.
- R1 changed to 681Ohm 1%.
- Prototype pins (indicated as U11 on Rev 1.0) redone.
- R130 changed to 330 Ohm.
- R131, R132, R134, R135, R136, R137, R139, R140 changed to 150 Ohm.
- R138 changed to 150 Ohm.
- R44 changed to 1k Ohm pot.

**PMC Rev 1.1 Layout Changes from Rev 1.0**

- U11 prototype “component” removed. Prototype pads added on back side of FPGA with appropriate silk-screening.
- D5, D7, D9, and D11 moved so that they are in line with D4, D6, D9 and D10. This was done to fix interference problem between LEDs and LEMO cable when plugged into J16, J17, or J20.
- R127, R129, and R133 are all 4.7k Ohm, but were each a different size. Rev 1.1 has these as all 0603 size.
- R96 (470 Ohm) changed to 0603 size.
- R138 (150 Ohm) changed to 0805 size.
- R130, R126, R87, and R88 (all 330 Ohm) changed to 0805 size.
- “C27” and “R127” silk-screens needs to be swapped (“C27” was where “R127” was suppose to and “R127” was where “C27” was suppose to be).
- F1, F2, F3 component body silk-screen moved to top side of board.
- “J15” power block silk-screen moved to top side of board. In addition, added silk-screen indicating “+3.3”, “-12V”, “+5V”, “GND” on J15 pins 1, 2, 3, and 4, respectively.
- Added silk-screen “VCCO_ADJ Test” to U7 pin 2.
- Added silk-screen “JTAG” next to J9.
- Added silk-screen “PMC OUT” next to J2.
• Added silk-screen “PMC IN” next to J10.
• Added silk-screen “ECL IN” next to J11.
• Added silk-screen “ECL OUT” next to J6.
• Added silk-screen “TTL I/O” next to J5.
• Silk-screen “J16 NIM_IN0”, “J17 NIM_IN1”, “J20 NIM_IN2”, and “J21 NIM_IN3” moved ~3/8” further away from their respective component thoughholes so that the right angled LEMO connector body does not cover the silk-screen.
• Polarized component orientation indicated with “+” and “-“ silk-screen for the following components: C3, C5, C33, C34, C56, C57, D15, D16, and D17.
• Add silk-screen “CAUTION: Verify firmware compatibility with PTA card before connecting!” between JN1 and JN2 connectors.