PMC top level. JN2 Outputs.

Bradley Hall - PreFPIX2tb Test Beam 2002

Had to make copy of mux2to1_16bits that is used in the PMC registers block. Caused corrupt register read/writing otherwise.
In this diagram, various signal connections are shown between different components, such as

- **PMCs:** Which include inputs and outputs labeled as `PMC_IN_P0`, `PMC_IN_N0`, `PMC_OUT_P0`, and `PMC_OUT_N0`. These are connected to other signals like `TTL_ECL_LV0`, `TTL_ECL_LV1`, `TTL_ECL_LV2`, and `TTL_ECL_LV3`.

- **IBUF and OBUF:** These are used to buffer the signals, as seen in the connections with inputs and outputs labeled `IBUF` and `OBUF`.

- **LEDs:** These are connected to various inputs, indicating they turn 'on' with logic '0'. They are labeled `LED0`, `LED1`, `LED2`, `LED3`, `LED4`, `LED5`, `LED6`, and `LED7`.

- **Taps and GND:** Taps are labeled `TAP1`, `TAP2`, `TAP3`, `TAP4`, `TAP5`, `TAP6`, `TAP7`, and `TAP8`. GND is denoted by a ground symbol.

- **Packaging Components:** These include `POD2_S0` to `POD2_S15`, which are part of the package design.

- **Title:** The title of the diagram is "PMC_top level. Periphery IO and LEDs".

- **Caption:** A caption indicates that LEDs turn 'on' with logic '0'.

- **Reset Distribution:** The diagram shows a reset distribution on J4 (pin 1 = positive) with termination R16.

This diagram represents the layout and connections of various components in the PMC top level, including peripheral I/O and LEDs.
Title: PMC top level. Data Managers.
Name: Bradley Hall - PreFPIX2tb Test Beam 2002
Date: October 31, 2002

Sheet 8 of 8