

Test Waveform Generator System

Fermilab October 30th, 2003

Stefano Rapisarda, Gustavo Cancelo, Neal Wilcer

TWG Prototype System status

Working on documentation, updated web page.

Software:

-) Improved GUI to perform repetitive memory READ/WRITE and RS232 channel integrity tests.

Hardware:

-) Changes may be needed to adjust analog outputs peak-to-peak swing.
-) Investigating the addition of an SCL interface in order to get the system synchronized for future tests.
-) Investigating improvements of the system clock (currently 40 MHz)

TWG System

Working on a specification proposal, comments, complaints and ideas are very welcome.

What are we thinking to do?

Hardware:

-) Multiple card system (VME? Stand-alone?)
-) External (SCL) and local timing
-) Portable system?

Software:

-) Single card interface over RS232 serial port with MS Excel based GUI (like TWG prototype).
-) System interface ?

TWG Documentation:

http://www-ese.fnal.gov/D0Cal_TWG/