

Test Waveform Generator System

Fermilab January 8th, 2004

Stefano Rapisarda, Gustavo Cancelo, Neal Wilcer

TWG Prototype System status

Software:

-) Working on modifying the software to control the SCL Teststand at FCC. This will provide a platform to test the TWG/SCL synchronization features.

Note: the SCL Test-stand was assembled for the development and support of SCL Fanout, Hub Controller and the SCL RXs/TXs.

Hardware:

-) No relevant changes to report.

Work in progress:

-) Modification of Xilinx firmware to use SCL timing for triggering [Report Dec 11 2003].
-) Implementation of filtering (in the amplification stages) to limit bandwidth of output signals [Report Nov 13 2003].
-) Investigating improvements of the system clock (currently 40 MHz) [Report Oct 30, 2003].
-) Documentation/web page updates.

TWG System

Work in progress on:

-) Specification proposal.

Comments and ideas are very welcome [Report Nov 13 2003].

TWG Documentation (including this report):

http://www-ese.fnal.gov/D0Cal_TWG/