|
|
Project's Documentation
|
|
||||
|
Test Waveform Generator (TWG)
System |
||||
|
Document name |
ESE doc# |
Document description |
Revision date |
Download |
|
D0_TWG_SYS |
ESE-D0-040401 |
Test
Waveform Generator (TWG) System |
12/07/2004 |
|
|
|
|
|
|
|
|
|
||||
|
Test Waveform Generator (TWG)
Custom System [SUPERSEDED] |
||||
|
Document name |
ESE doc# |
Document description |
Revision date |
Download |
|
D0_TWG_PRT |
ESE-D0-030609 |
Test
Waveform Generator (TWG) Prototype of Custom System. |
05/12/2004 |
|
|
D0_TWG_CSY |
ESE-D0-031225 |
Test
Waveform Generator (TWG) Custom System specification. [SUPERSEDED] |
06/17/2004 |
|
|
D0_TWG_Waveform |
N.A. |
Excel
spreadsheet used as Graphical User Interface to access a Xilinx FPGA prototype
card over an RS232 interface. The user can create, visualize and modify
digital data (12 bits x 2048) for a DAC. The spreadsheet also provides
debugging utilities for the RS232 Interface. The communication protocol
between the spreadsheet and the Xilinx FPGA card is described in the
document: "D0_TWG_PRT". Add-ins needed: Analysis Tool Pack and
Analysis Tool Pack VBA. Other files needed (must be placed in WINNT/system32
directory): MSCOMM32.OCX, MSCOMM.SRG, MSCOMM32.DEP, MSCOMM32.OCA . These
files are available in the "MSCOMM.zip". |
05/05/2004 |
|
|
MSCOMM.zip |
N.A. |
Files
needed by Excel Spreadsheet "D0_TWG_Waveform". They are:
MSCOMM32.OCX, MSCOMM.SRG, MSCOMM32.DEP, MSCOMM32.OCA. They must be placed in
WINNT/system32 directory. |
05/12/2004 |
Not
Available |
|
|
||||
|
Miscellaneous |
||||
|
Document name |
ESE doc# |
Document description |
Revision date |
Download |
|
FNAL_ESDE |
N.A. |
Copy
of the document: "Electrical Design Standards for Electronics to be used
in Experiment Apparatus at Fermilab", Revision 6.0 April 15th, 1999. |
04/15/1999 |
|
|
TWG_PICS |
N.A. |
Pictures
of the TWG system |
02/14/2005 |
|
|
TWG_PRT_PICS |
N.A. |
Pictures
of the TWG custom system prototype. |
10/17/2003 |
|
Project's Links
|
|
|
|
Web page |
Notes |
|
The DØ
Experiment consists of a worldwide collaboration of scientists conducting
research on the fundamental nature of matter. The experiment is located at
the Fermi National Accelerator Laboratory (Fermilab) in |
|
|
Information
on the DØ Level 1 Calorimeter Trigger upgrade for Run IIb at the Fermilab
Tevatron. |
|
|
Information
on the DØ Detector upgrade. |
|
|
Information
on the DØ Calorimeter electronics. |
|
Project's People
|
|
|
|
Name |
Responsibilities |
|
Project
leader, system design, system documentation. |
|
|
System
design. |
|
|
System
design, software. |
|
Project's Tasks
|
|
|||
|
Task |
Task Begin date |
Task End date |
Task Status |
|
Custom System |
|
|
|
|
Prototype
Preliminary Tests |
April 2003 |
September 2003 |
Completed |
|
Prototype
System design |
April 2003 |
September 2003 |
Completed |
|
Prototype
System documentation |
April 2003 |
April 2004 |
Completed |
|
Prototype
System tests/debugging |
August 2003 |
May 2004 |
Completed |
|
Custom
System Specification |
December 2003 |
May 2004 |
Completed |
|
System |
|
|
|
|
System
design |
April 2003 |
July 2004 |
Completed |
|
System
component purchase |
August 2004 |
November 2004-- |
Completed |
|
System
Testing/Assembly |
August 2004 |
December 2004 |
Completed |
|
System
Support |
December 2004 |
-- |
Active |
Links to Project's Component and Product Manufacturers
|
|
|
|
Web page |
Notes |
|
The
test waveform generator final design use for the most part Agilent
components. |
|
|
Aldec
Active-HDL software is used for FPGA VHDL design entry and simulation. |
|
|
Analog
devices evaluation boards are used in the TWG prototype system for both the
DAC stage (AD9765) and the amplifier/filter stage (AD8138). |
|
|
Avnet
is a distributor for Xilinx. The Avnet SpartanII Evaluation board
(ADS-XLX-SP2-EVL) is used in the TWG prototype system. |
|
|
Corel
Draw software is used for the TWG documentation drawings. |
|
|
Texas
Instruments evaluation boards are used in the TWG prototype system for the
second amplifier/filter stage (THS4141). |
|
|
The
TWG prototype system use an Avnet Xilinx Evaluation board. The RS232
interface, digital logic and channel memory are implemented in the Xilinx
Spartan II FPGA. Xilinx ISE 5 software is used for the design synthesis and
implementation. |
|
Project's Status
Reports
|
|
|||||
|
Date/Download |
Date/Download |
Date/Download |
Date/Download |
Date/Download |
Date/Download |
|
|
|
|
|
||
Legal Notices
Mail comments about this page to SR
Last Modified by SR on February 14th, 2005